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A thorough understanding and a well developed fabrication
procedure of MIS structures are the prerequisite for CCD appli-
cations. The object of this thesis is to study the narrow gap
semiconductor MIS and investigate its feasibility for IR-CCI
applications. Two MIS studies were made.
First, MIS of five lead-tin semiconductors were fabricated
o
using E-gun evaporated 100-450A thick A1 2 3 or Si0 2 layers as
insulators. C-V measurements indicated that these MIS behave
qualitatively like that of Si-MOS. Accumulation, depletion
and inversion layers were controlled by the gate voltage. How-
ever, comparisons of measured C-V with theoretical calcula-
tions did not yield quantitative agreement.
Second, MIS of 0.05^-cm p-type and 40^-cm n-type Ge were
also studied. C-V and C-t measurements indicated standard MOS
behavior although some small hysteresis was found. Analysis
based on C-V data shewed that the flatband voltage was appro-
ximately -1.2 volts' and interface state density was on the order
of 10 13 /cm 2 .
In addition, effects of electron bombardment simulating
the space environment around Jupiter on a n-channel depletion
MOSFET were studied. The negative threshold voltage was de-
creased and at a total dose of 2X10 15 e/cm2
,
it became posi-
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The charge-coupled device (CCD) concept was first intro-
duced by Boyle and Smith of Bell Telephone Laboratory
around March, 1970 [2]. A new device principle was proper
in which the signal was represented by minority carriers
in the depletion layer of a metal-oxide semiconductor (K'-r
structure. It is a new device concept but uses Si-MOS
technology already In existence.
The development in the past three years was indeed
amazing and CCD has demonstrated its major impact on three
electronic areas: imaging, analog delay and memory. The
influence is different in these areas, however.
(1) For imaging, the impact is major mainly because
the competing imaging technologies all used, in one way or
another, the relatively more complicated electron-beam
scanning mechanism and high-vacuum technology of the con-
ventional vidicons . In CCI (charge-coupled imagers), a
scene incident on the MOS array surface is transformed into
a distribution of minority charge packets under the gates.
To read the image out, a sequence of voltage pulses are
applied to the array which transfer the charge packets
across the CCI and produce a video signal at the output.





Recently, Fairchild has reported a linear 500 element
CCI array which has a 1 3 000 to 1 dynamic range and maintains
good picture at 0.03 foot-candies. (Vidlcons have about a
100 to 1 dynamic range.) Such a performance is approaching
the field requirement of low-light-level television (L 3 TV).
Bell Telephone Laboratories, using 3 CCI chips of 106 x 128
elements each, has demonstrated that CCI can be used as
color TV cameras although much denser CCI are needed for
practical applications (250 x 250 elements for picturephone
,
550 x 550 elements for commercial TV quality) [6]. There
seems to be a good probability that CCI will replace most of
the electron beam scanning devices in camera tube applica-
tions. CCI can equally be used in other applications as
solid state page readers, fascimile sensors, Information
displays, computer terminal readouts, etc.
(2) In anolog delay applications, CCD will also make
an important impact replacing the present delay methods ir
signal processing using glass rods, quartz crystals or
coaxial cables. In CCD, the signal is introduced and the.i
transferred across the device by the clocking pulses.
Delays from microseconds to milliseconds can be achieved by
changing the clock frequency. For the first time, an
anolog signal delay device can be fabricated by'IC process
and incorporated into other IC systems. The applications
Several other comoanies have achieved similar results.
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are numerous in communications, radar, etc., such as the
delay lines in TV sets, transversal delay line filters in
telephone systems for equalizing phone lines, matching fil-
ters for coding and dc-ccding in radar systems, etc.
(3) For digital memory, the impact of CCD is not as
immediate mail:"." because of the highly developed magnetic
core and semiconductor memory technologies already in exist-
ence and the other developing memory techniques such as mag-
netic bubbles and optical holography. However, operational
buffer memory j consisting of two 480 bit CCD shift registers
on a 110 mil 2 Si chip has been demonstrated [13]. For bulk
memory, gross packing density of 3 million bits per square
inch was predicted. Cost of 0.01-0. let per bit is possible.
It is cone-- i\abie that CCD may have stronger impact in
memory than in imaging and anolog delay.
The interest of this thesis is in the application of
CCD in imaging, more specifically, in infrared imaging. T'ns
interest in infrared imaging is quite broad indeed, such a
the downward looking and forward looking infrared systems
in military and security night vision missions, remote
sensing in ecology and environment fields, nondestructive
testing in industrial quality control and the very promising
thermography in medical diagnostics.
However, the feasibility of CCD concepts in IR had not
been investigated at all at the start of this thesis (June
1972). At it stands today, several approaches have been
discussed. First, the monolithic MOS approach in narrow
16

energy gap semiconductors similar to the Si-CCD is the
obvious extension to IR. Second, semiconductors of small
energy gap are used as IR sensors, and the photo-excited
carriers are transferred into the Si-CCD. Two subapproaches
exist, one being the photoconductive sensor-Si-CCD package
and the other being the IR semiconductor-Si-CCD heteroj unc-
tion approach.
This thesis considers the monolithic approach. It
should be pointed out that another research program of this
group, the development of polycrystalline narrow gap semi-
conductor photoconductive IR detectors [l6][ll], can be
applied to the photoconductor-Si-CCD approach. In this
monolithic approach, the first task is to examine if the
surface layer of the new semiconductor in a MIS structure
can be controlled by the gate voltage. Specifically, it is
necessary to determine if:
a. Accumulation, depletion and inversion layers can
be controlled by the application of proper gate voltages.
b. Does the' surface layer stay long enough in its p£ *-
tially depleted state before it becomes inversion layer?
This is the so-called storage time which must be longer
than the integration time in an imaging application.
c. If the storage time Is long enough, is the storage
capacity adequate for handling the photon flux of a scene?
Only after these questions receive affirmative answers,
can we proceed to investigate the IR CCI applications. For
this purpose, a group of IV-VI compound and alloy semicon-
ductors are studied: PbTe , PbSe, PbSnTe and PbSnSe . Their
17

energy gaps are all less than 0.3 ev. which make them
suitable for IR imaging beyond 4p, such as in the 4-5V and
8-12y atmospheric windows. MIS structures using A1 2 3 and
Si0 2 as insulators and. Hg probes as metal gates were fabri-
cated and studied.
The main purpose of this thesis is to investigate if
depletion and inv*:. £ Ion layers exist at the interface of
the insulator and semicenduetor in these MIS. If so, can
they be controlled by the gate voltage?
During the course of this research, MIS of two other
semiconductors, Ge and Si, were also studied. The motiva-
tion was to acquaint ourselves with the MIS research using
MIS samples of two well known semiconductors. First, Ge-
MIS using A1
2
C, as insulators were studied. The energy
gap of Ge varies from 0.67 ev at 300°K to 0.73 ev at 77°K
which is suitable for 1.70u IR imaging. It should be noted
that Ge-MIS has not been studied before, making its study
useful by its own right.
Second, the effect of high-energy-electron bombardment
on a n-channel Si depletion MOSFET was also studied. The
electron energy was 65.4 Mev. and the radiation was approxi-
mately 5 x 10 n electrons per square centimeter per second.
Exposure to this radiation for five seconds is equivalent to
exposure in the space environment around Jupiter for about
ten hours. This study is also related to a research program
at the Linear Electron Accelerator of the Naval Postgraduate
18

School studying the radiation effects on semiconductor
devices during a space flight around Jupiter.
19

II . REVIEW 0? CCD CHARACTERISTICS
Since the charge-coupled concept is so new, a description
of the device is necessary. This section of the thesis will
cover the concept, the structure, the method of operation
and the "figures of merit" of the CCD,
A. CONCEPT
The basic concept of CCD's consists of storing minority
carriers (or their absence) in a spatially defined depletion
region (potential well) at the surface of a homogeneous
semiconductor and to move this charge along the surface by
moving the potential minimum. The potential minima are
produced by applying a voltage to conducting electrodes
(gates), formed on the surface of the insulator covering
the semiconductor, and driving the surface into depletion.
A variety of functions can be performed by injecting charge
into the potential . well , transferring this charge along th




The basic structure of a CCD is a linear array of MIS
2
An MIS element is a metal-insulator-semiconductor
structure whose main function is to produce a potential well
in the semiconductor from a bias applied between the metal
and semiconductor. MIS will be covered in detail in the
next chapter of this thesis.
20

elements as shown in Figure 2-1 [1]. Figure 2-1 also de-
picts the storage and transfer schemes in a CCD. In Fig.
2-la, every chird electrode is biased more strongly than the
other two and charge can be stored in the potential well
under gate I. In part b., the transfer sequence, the bias
on gate 2 is made greater and as a result, if the gate
spacing is close enough to allow adequate coupling, the
charge transfers into the region under gate 2. Part d. in
Fig. 2-1 indicates the clock pulse scheme used to transfer
the charge. In this case the device is a 3 phase (3<j>) CCD
since three different voltage levels are required to move
the charge. Other type schemes are described below.
C. MODUS OPERANDI
The operation of the CCD is based on the minority
carrier charge formation, storage, and transfer in an inver-
sion layer at the semiconductor surface. The composite
element of a CCD in the case of the 3<J> device are 3 -MIS
basic elements. There are, however, other clocking scheme i
that are used. Note also that the charge transfer can be
in any direction dependent on the nature of the voltage
pulses. Inherent disadvanteges in the 3<j> device are the
criticalness of the interelectrode spacing, cross unders
required in device fabrication, and the gap areas between
electrodes which can assume potentials that adversely
affect the transfer process.
21
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Figure 2-1. Charge-Coupled Device Basic Structure and
Transfer Process: (a) Cross section of the
charge-coupled structure, (b) surface potential
profile at the beginning of the transfer cycle,
(c) surface potential profiles during the trans-
fer cycle, and (d) three-phase clock waveforms.
22

Figure 2-2 shows the construction and operation of the
2<J>-CCD. This type CCD not only is simpler to construct
than the 3C hut also has the advantage of minimizing the
separation between electrodes. The direction of charge
transfer is determined by the asymmetry of the potential
wells under two adjacent electrodes; the smaller potential
well beneath the thicker oxide causes the packet to flow to
the right only. The asymmetric potential wells necessary
to produce directionality can also be obtained with an ion
implanted barrier as shown by the shaded region in
Figure 2-2.
Other CCD structures include 4c}) -CCD devices and a
uniphase CCD just recently proposed [9] in which a silicon
nitride layer with a built-in charge allows one-directional
charge-packet flow.
The input and output schemes of the CCD are depicted in
Fig. 2-3. Optical generation, the scheme most important i -.
this thesis project, is listed in part c. of Fig. 2-3-
Note that in the figure the radiation is introduced in the
back of the device, through the semiconductor. Other de-
vices pass the radiation through windows in the front. For
example, Melen [17 J uses poiysilicon gates between aluminum
gates through which the light image passes. Other devices
coming into being are CCD with depleted-buried channels in
which the charge packet flows. These devices will gain
rapidly in popularity because of the elimination of surface


























































































































































































































D. FIGURES OF MERIT
Several figures of merit have been defined: quantity of
stored charge, efficiency of the transfer
,
equilibrium "Lime




This Is the ability of the CCD to store charge. It
depends on the following factors: energy gap, doping and
dielectric constant of the semiconductor, the dielectric
constant and the thickness of insulator, and the interface
states of the MIS structures. A measure of charge storage
capacity Is the capacitance of the device which can be
obtained from the C-V relationship. The stored charge is
divided between the insulator and the depletion capacitance
in the semiconductor. It is, of course, beneficial to have
most of the charge in the semiconductor, however, there is
a maximum charge at which the surface potential of a cell
has the same value as its adjacent cells and the device can
no longer function. A useful plot in estimating maximum





One of the most important figures of merit is the
amount of charge transferred or the transfer efficiency, n
•
Often the efficiency, or lack of it, is described in terms
of the percentage of charge remaining after a transfer. The
efficiency can be discussed in terms of element efficiency
per transfer or device efficiency and values up to 99 • 995%
26

are common [26] . The importance of this figure of merit is
amply demonstrated In the various reports on the worth of
CCD's where the transfer efficiency is the prime interest
[3 j 7, 17, 27] - A measure of the difference between the
amount of charge that exits a CCD to the charge input by any
means is given by n . The cause of this loss is of major
concern
.
One of the major sources of charge loss are the
interface states. These states are energy levels within
the energy gap of the material that fill up rapidly but
empty more slowly and as a result some travel with the
charge packet from whence they came and others join up with
a following packet. The study of interface state density in
Pb, ^Sn^Te (Se ) alloy semiconductor MIS samples is of major
interest in this thesis project. Two ways to eliminate
this detrimental effect is to fill the interface states
with background charge (the so-called fat zero approach) o
move the interface deeper into the semiconductor (the so-
called buried channel approach)
.
3 . Transfer Time, t n
The transfer time, defined by the time necessary for
charge transfer to an adjacent cell, is due primarily to
diffusion but is aided significantly by parallel' interelec-
trode electric fields existing in the device. The transfer
time should be shorter than the thermal diffusion time for
minority carriers.

k . Storage Time , t
The storage time is defined as the time for a pulsed
CCD element to return to the steady state conditions. It
is a function of device capacitance, applied voltage, and
the dark current of the device.
Storage time is an important parameter since it
determines the lower limit of the operating clock frequency
of the device. Storage time must necessarily be longer than
the period of the clock frequency or the device will not
function properly. This thesis project will also consider
storage time which can be measured in principle. Typical
values are t >0.5 sec for Si-MOS-CCD and for imaging applica-
tions t must be much greater than the optical integration
time. Storage times are affected by surface states whose
energies lie within the energy gap of the semiconductor.
Surface states consist of layer states characteristic of
the oxide and interface states. Of the various types of
layer states, interface states (of lower density) are more
significant since they have a higher minority carrier cap-
ture cross section.
5 . Charge Conservation
Charge can be lost or gained in the interelectrode
gap region. If the region between electrodes is' allowed
to enter accumulation, and there are minority carrier traps
present, recombination and trapping will occur and minority
carriers are pumped into the substate and lost. To prevent
this loss, one must ensure that the interelectrode gap
28

regions are depleted. The reverse may occur if minority
carriers from the substrate move into the charge packet at
the edge regions of the gate electrodes. This effect is
small if channel-stop regions are usee.
E. NON-INSULATOR CCD
The surface states are a real concern in CCD's and a
possible way to eliminate this adverse effect is to provide
a buried channel in which the minority carrier charge can
form and move. The buried channel essentially eliminates
the surface state trapping effect. A uniquely different
buried-channel CCD which has no oxide interfaces has recent-
ly been proposed [22] . This section is presented separately
for reasons which will be evident later. These reasons are
the result of evaporating a form of alumina which had
characteristics of a conductor and not an insulator.
The two proposed CCD's are the double-junction CCD
(DJCCD) and the Schottky-barrier CCD (SBCCD); both CCD's are
void of an insulation layer, characteristic of CCD's. Thf
DJCCD is a p -n-p~ structure for n-channel CCD and the
potential well is formed between two reverse biased pn junc-
tions. Figure 2-4 gives the conduction band profile of the
device. Curve A in the figure applies for OV on the gate,
B for +2V and C for -2V. The potential well is clearly
formed in the n-type region and, as can be seen from the
figure, more that 90/b of the potential applied to the device








effect allows for excellent efficiencies as far as charge
capacity is concerned.
The SBCCD is basically similar to the DJCCD. However,
the p region is replaced by a metal layer. Its character-
tics are similar to the DJCCD except that leakage current
is larger.
These devices are very promising because of various
reasons, the most important reason is the elimination of
the interface states with the removal of the insulator
layer. This reason is a distinct advantage to the labora-
tory that can produce good semiconductors but bad insulators.
A second real advantage for the DJCCD is the fact that the
clock driving voltage can be positive, negative or sinusoidal
since the depletion region is produced by varying the dc
bias on the gate and not on the clock pulse. A third ad-
vantage is that these devices are not so vulnerable to radia-
tion as standard MIS CCD's are since the radiation affects
the insulator greatly and the insulator has been eliminate:
.
The feasibility of producing such devices in the Naval
Postgraduate Solid State Laboratory is somewhat promising
since good semiconductor deposition, on Pb-Sn-Te(Se) alloys
has progressed to a fine art. On completion of the multi-
source deposition scheme, the laboratory will have the
capability to produce such devices on a daily basis. Hetero-





III. REVIEW OF MIS CHARACTE RISTIC S
The basic characteristics of the CCD are determined
by studying the MIS. Three major parameters determined
are the surface potential, <j>„, as a function of applied
voltage, the storage time, and the surface state density.
The surface state density affect: the transfer efficiency,
the storage time puts a lower limit on the clock frequency
of the CCD and <j>
s
is an indication of the depletion width
which is related to the amount of charge stored. This chap-
ter first reviews the basic properties of the MIS and the
methods of their investigations cue: -.s the capacitance-
voltage (C-V) curves, the conducts, ce -voltage (G-V) curves,
the capacitance-time (C-T) curves and the derivatives of the
C-V and G-V curves. This discussion pertains both to the
ideal MIS which contains no interface states (N QQ ), no metal-
to-semiconductor work function difference (^o), negligible
bulk semiconductor and insulator resistance, and the non-
ideal case where these parameters are considered.
A. DESCRIPTION OF AN IDEAL MIS
In this section the basic MIS structures are discussed.
It is important to note that no new theory was developed in
3 The MIS structure Is the basic cell of a CCD whereas
the basic element of a CCD is a set of 2 , 3 or 4 cells (MIS)
depending on the clock pulse scheme used.
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this thesis but, rather, MIS structures of lead-tin alloys
were analyzed following the existing theory developed for
silicon MIS devices.
Figure 3-1 provides a diagram of the energy bands and
charge distribution in an ideal MIS for the accumulation,
depletion and inversion conditions in a p-type semiconductor
The development here will deal mostly with p-type devices
since p-type lead-tin alloy semiconductors were in abundant
supply to be tested whereas the supply of n-type devices
was limited.
5In a p-type MIS, when a negative bias (positive bias
for a n-type MIS) is applied to the gate, the majority
carriers (holes) are attracted to the interface between the
semiconductor and insulator by the attractive forces of the
net negative charge on the gate. Accumulation is depicted
In part a. of Fig. 3-1 with the bands bending upward. With
no bias applied, a flat -band condition exists in which the
energy bands are flat. When a small positive bias is
applied to the gate, majority carriers are pushed away from
the surface and a depletion region is formed. This is
shown in part b. of Fig. 3-1 and the bands are bent
4
The prepared n-type sample concentrations were in the
mid 10 19 range and showed no C-V variation.












































































downward. If the positive bias is increased further,
minority carriers (electrons) will be attracted to the
interface and form an inversion layer. As the positive
bias becomes even larger, more and more minority carriers
will exist in the inversion layer. In the latter two cases
the energy bands are bent down further as shown in part c.
of Figure 3-1.
It is important to note that the above description, in
the depletion and inversion region, applies only if the bias
change is slow enough for minority carrier formation at the
interface. This condition is the dc or low-frequency case
in which it is assumed that the minority carriers are
generated and moved to the surface and that the majority
carriers (holes) formed in the rest of the depletion re-
gion are removed. The minority carrier charge formation
may not always occur. Whether it does or not is of major
importance to CCD applications since the rate at which the
inversion layer appears determines the storage time. In
the development which follows it is assumed that the dc
bias is varied slowly enough for the minority carriers to
7follow.
'
The intrinsic condition occurs when an equal number of
minority and majority carriers exist at the surface. The
mid-gap energy level at the surface, in this case, is equal
to the Fermi band, and the corresponding bias voltage is
referred to as the threshold voltage.
7This concern does not apply to the majority carriers
whose relaxation time constant is very short, t = e/a.
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An expanded view of the energy band diagram of a p-type
MIS under inversion condition is shown in Fig. 3-2. The
parameters used in Figure 3-2 are:
Ey = valence band level
E
c
= conductor band level
E. = intrinsic band level
EF = Fermi level in semiconductor
E
FM
= Fermi level in metal
^SC
= wor^ function in semiconductor
<J>M
= work function in metal
4> = potential in semiconductor
<J>,
= potential in semiconductor bulk
<J)
= potential at semiconductor surface
In the ideal case, the space charge within the semiconductor
is given by
Q = / p(X)dX (1)
s X=0
where p(X) = q(p-n + NQ - N.) , X = is at the interface,
p and n are the carrier concentrations and N_ - N. is the
u A
impurity concentration. For nondegenerate semiconductors
in thermal equilibrium, Eq. 1 can be solved by applying
Poisson's equation and Gauss' law in the space charge region
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where L~ is the Debye length given by
r k eikT S o
L
D I q 2on^ (3)
and u /. %, in kT/q units, is the potential at the surface
(in the bulk) of the semiconductor. Q . which is the inver-
n 5











exp (u - u, ) du
2[cosh(u-u, )-cosh u,+u sinh u,]1^ | *b-
(4)
These quantities are important since from Q^ the space
charge capacitance can be determined and from Q the charge
in the inversion layer can be determined. The latter quan-
tity is instrumental in describing the charge storage capa-
city of the device.
B. CAPACITANCE-VOLTAGE CHARACTERISTICS OF AN IDEAL MIS
One of the best known and widely used tools to study
the nature of the MIS is the capacitance-voltage (C-V)
curves. Shown in Fig. 3-3 is an ideal C-V curve for a
p-type MIS. Notice from the figure that the vertical scale




1. Description of Typical C-V Curves
The information in a C-V plot is contained in the
depletion and inversion regions of the capacitance plots.




Figure 3-3. Ideal C-V Curves for p-Type MIS
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device can have is the insulator capacitance. The insulator
capacitance shields any detectable change in surface
capacitance
.
The capacitance in a MIS structure can be divided
into 5 types. These are the accumulation, depletion, low-
frequency inversion, high-frequency inversion, and high-fre-
quency deep depletion capacitances (depicted in Fig. 3—3)
-
The first three types of capacitance were described
in section A above. In the high-frequency inversion case the
ac signal frequency is so high that the change of inversion
charge (increase and decrease of minority carriers due to
ac signal) can not be supplied by the generation and recom-
bination rates in the semiconductor and the capacitance lev-
els off. This condition is really a partial inversion case
where the minority carriers act like fixed charges and the
semiconductor capacitance is effectively given by C. =r j & j inv
£ /X. and exists for surface potentials greater than
about two times the potential in the bulk.
In the high-frequency deep depletion case the dc
bias sweep and ac signal are both rapid enough not to allow
the inversion charge to form. As a result, the capacitance
value decreases even further from the inversion case and
goes to zero, in theory.
2 . Theoretical C-V Equations
In the low-frequency inversion case the total capa-
citance of the device is given by the series combination of














Since C = - vr— s differentiation of Eq. 2 for
Q above and substitution into Eq. 5 will yield the expres-
sion for the Ideal low-frequency C-V value.
For the high-frequency inversion case, an effective
depletion depth X f , must be considered since the minority
carriers do not follow the ac signal but are affected by it.
The space charge capacitance per unit area is defined as
K





P(u,u. ) du (6)
and F(u,u,) is the term enclosed in brackets in Eq. 2. The
high frequency capacitance then becomes Eq. 5 with Eq . 6
substituted for C„.
In high-frequency deep depletion case, the C-V rela-
tionship is like that of a reverse biased p-n junction.
This is really a transition case in which the MIS is not in
equilibrium and can be caused by a leaky oxide or if the dc
bias is rapidly swept from accumulation into inversion.
The capacitance is again given by Eq. 5 with a different
value for X -„ since in this case there is no inversion
ef f





















The deep depletion capacitance value is important in des-
cribing the storage time of the MIS.
C. CAPACITANCE-TIME CHARACTERISTICS OF MIS
When a MIS structure is pulsed from accumulation into
deep depletion, the semiconductor surface potential is large
at the onset of depletion but relaxes to the quasi-equilib-
rium inversion value in a certain characteristic time, T.
This time is dependent on the rate of minority carrier
generation at the interface and the rate at which the major-
ity carriers drift to the bulk region to neutralize the
ionized acceptor atoms. This C-t response characterizes the
diffusion length, the minority carrier lifetime, and the
surface generation velocity of the device. Other important
parameters derived from the C-t response are the storage
time, T, and a measure of the maximum amount of charge that
can be stored in a MIS under pulsed conditions.
The C-t response of a MIS exists because the minority
carriers can not follow the ac signal (or the pulsed dc
bias). Figure 3-4 shows the relationship between the C-t
and C-V curves. After the MIS capacitor is pulsed into
deep depletion, it relaxes to the quasi-equilibrium high-
frequency inversion in time T. This relaxation is due to



























































possible generation mechanisms [21]: thermal generation in
the depletion region, thermal generation in the semiconduc-
tor bulk region, thermal generation at the surface of the
bulk, and external excitation such as photons and energetic
electrons. The consequence of these mechanisms is discussed
below.
1 . Storage Time
The time, T, is a measure of MIS storage time which
determines the maximum amount of time that a MIS, once
pulsed, remains in deep depletion. In MIS-CCD applications
this time determines or sets the lower limit on the clock
frequency.
In the absence of an external source of minority
carriers, storage time is controlled by the rate of thermal
generation of minority carriers. In semiconductors, like
the indirect gap silicon, this is a slow process and may
take up to 200 seconds. Long storage times are favorable
in CCD applications since it allows fewer unwanted non-sig-
nal carriers to enter into inversion. If the charge is
dominated by the thermal generation in the depletion layer,
this storage time is approximated by T = 2T Q N/n. where t q
is the minority carrier lifetime, N is the impurity concen-
tration, and n. is the intrinsic carrier concentration. For
practical CCD operation, the clock period of transfer should
be at least one hundred times shorter than the storage time.
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2 . Storage Capacity
An important consideration for the CCD operation is
the maximum amount of minority charge that can be stored in
each MIS element. This maximum charge can be thought of as
the amount of charge which when placed beneath the gate in
the depletion region area of a MIS element in a CCD will
raise the potential to that of its adjacent neighbor (to
that of the surrounding area) i.e., the surface potential of
the transfer element becomes that of the storage element.
In this thesis, the storage capacity is estimated
by the following procedure. First, the theoretical C-V
high-frequency inversion and high-frequency deep depletion
capacitance-voltage curves are computed. Q storage is esti-
mated as Q , = (C. - C ) V. where V. is the gate
store inv DD inv inv to
o
voltage in the inversion region.
D. OTHER RELATED MIS CHARACTERISTICS
Other methods used to investigate a MIS structure are
the conductance-voltage (G-V) curves and the derivatives c ?
both the C-V and G-V curves. The G-V curves are not as
popular as C-V curves in describing a MIS because not as
much information can be obtained from these curves as can
be obtained from the C-V curves. For instance, the dC/dV
curve's peak is a good indication of the flat-band voltage
and G-V curves allow the determination of interface state
Q
An example of the output obtained from the computer
program output appears in Chapter VIII.
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density. The information obtainable from the C-V curve
are carrier concentration, surface potential versus applied
voltage, and interface states among others. The dC/dV curve
is similar in appearance to the G-V curve in that both have
peaks in the depletion region and are flat in accumulation
and inversion. The experimental determination of these
curves was not attempted in this thesis.
E. C-V CHARACTERISTICS IN REAL MIS
The shape of the ideal C-V curve, shown in section B,
above, pertains to a structure with no insulator charge, no
work-function difference between metal and semiconductor,
no interface states, and no surface charge. Flat-band condi-
tion (i.e., where the surface potential goes to zero) is
also zero in this case. In this section the characteristics
of a real MIS are discussed.
1 . Physical Changes
In Fig. 3-5 the changes in the real insulator which
made it different from the ideal case are shown. A first
change is the insulator charges which could include the
fixed insulator charges, ionized traps, mobile ions and in-
terface states. Second is the interface states in the
"semiconductor. Third is the work function difference.
The insulator charge has the effect of producing a
change in the potential of the semiconductor. This effect
was deliberately introduced in the oxide insulator of sili-
con nitride in the uniphase CCD described in Chapter II, to




















X - FAST INTERFACE STATES
© - SLOW INTERFACE STATES
NoJ - ALKALI IONS
Q*) - MOBILE IONS
+ - IONIZED TRAPS
A " FIXED OXIDE CHARGE
OXIDE CHARGE




charge packet flow. The interface states within the for-
bidden gap of the insulator and semiconductor ("traps")
are occupied and emptied at different rates. Fast interface
states react quickly and are usually found at the semicon-
ductor-insulator interface whereas the slow states react
slowly and are found at the metal-insulator interface.
2 . Device Characteristic Changes
These changes refer to changes in the device charac-
teristics such as the C-V, G-V, C-t and their derivative
curves. In addition to the above mentioned causes of non-
ideal behavior, the following factors also effect these
curves. These are high contact resistance and high bulk
generation lifetime.
When the only departure from ideal is the work
function difference <j> , the C-V curve is simoly shifted
ms * - J
parallel to the left or right and the amount of shift is
9
equal to this difference. When the departure includes
interface states that are independent of the swept dc bia
,
then the curve is also a simple parallel shift on the volcage
axis. The amount of interface states is a measure of the
charge occupancy of the states. The voltage shift including
these two effects is AV = 4> - Q /C . .
When the interface states become dependent on the
applied dc bias, whose density varies within the energy gap,
9
^The shift is to the left for negative <|>Mq and to the




the curve is shifted in a non-parallei fashion along the
voltage axis but "che ratio of maximum to minimum capacitance
is unchanged from the ideal case. In the most extreme case
where the surface states do not follow both the ac signal
and dc bias, the maximum amount of deviation from the ideal
case exists. Figure 3-6 provides a family of curves showing
the effect of the non-ideal parameters described above.
These curves can be considered a "finger print" of non-ideal
curves and as such can be used to rapidly evaluate the
quality of a MIS structure after an experimental curve is
obtained. Note from the figure that part a. is simply the
deep depletion case described in section B.
Also displayed in Fig. 3-6 is the hysteresis
effect present in some MIS samples. The amount of hysteresis
in C-V curves is determined by the amount of current passing
into and through the insulating film and by the amount of
charge that is trapped in the insulator. Device hysteres: 3
does not necessarily make it useless. It is feasible to
obtain a greater quantity of charge storage in devices di .-
playing hysteresis.
Another non-ideal characteristic is drift or the
inability to trace repetitively similar characteristic
curves.
Hysteresis is the inability of a particular MIS sample
to characterize similar C-V curves when the device is biased
from accumulation to inversion or from inversion to accumu-
lation. Hysteresis also applies to G-V, I-V and the deriva-
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Figure 3-6. "Finger Prints" of Non-Ideal MIS
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3 . Theoretical Changes
Two of the major non-ideal effects are the changes
in the potential distribution in the MIS. They are signi-













+ QS ( 3 5
with the inclusion of the work, function difference O..^ the
insulator charge, and interfacial charge. Flat-band voltage
is also changed and does not occur at Vg - but is defined
as
^MS " ^SS* //C ' » where Q ' is the overall effect by
the added charge. These changes can also be represented in
the admittance of the MIS as shown in the equivalent circuit
,
Fig. 3-7* It can be obtained for experimental C and G
measurements [28]. Their expressions are long and are not
Included in this thesis. The combined device capacitance























These two equations are used in the computer program to
analyze the experimental data. Equation 11 was used above
to calculate both the theoretical high and low-frequency




Y = G +jwC
=t=Ci
Figure 3-7- MIS Equivalent Circuit
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IV. MEASUREMENT TECHNIQUES ON MIS
The basic schematics of the equipment used and the
problems associated with the experimental procedure are
described in this chapter. Three measurements were used:
high-frequency C-V, low-frequency C-V and high-frequency
C-t.
A. HIGH-FREQUENCY C-V
1 . Basic Schematic
The basic schematic for obtaining experimental high-
frequency plots is shown in Fig. 4-1. The Boonton Model 72A
capacitance meter provides a direct scale readout on X-Y
recorder output for full-scale capacitance ranges of 1, 3,
10, 30, 100, 300, 1000, and 3000 picofarads. It requires
a minimum of setup time. The bias voltage which ranges from
±200, ±400, or ±600Vdc Is applied to the back terminals
and automatically appears on the front test coaxial input
connectors along with a 15 MV-lMHz ac signal. The meter's
phase sensitive detection system allows accurate capacitance
measurement of devices with a Q as low as one. A dc output
voltage which is proportional to the meter capacitance read-
ing is available at output jacks for the input to an X-Y
The bias signal appears on the low-coaxial input con-


































recorder in terms of 1 or 3 maximum output voltage for the 1
and 3 series scale settings respectively.
2 . Errors Due to Leaky Insulators
During the first phase of experimentation, difficul-
ty was encountered with the measured capacitance of the
lead-tin samples. The capacitance meter gave some readings
on one scale but not at all on other scales. For example,
the capacitance was 28 picofarads on the 30-p scale but over-
loaded the scale on the 100 p-scale. The cause of this
difficulty was not due to the Boonton capacitance meter
since it was pre- and post-tested for accuracy.
The first cause investigated was the possibility
that the mechanical probe punched through the metal gate
and the insulator. A second cause investigated was the pos-
sibility that the high electric field existing at the tip
of the probe produced dielectric breakdown. To avoid these
problems, soft indium solder on the probe tip was used.
This prevented the high E field at the probe tip by spread-
ing out the probe tip over a larger area. It did not elimi-
nate the problem. When the mechanical probe tip was
replaced by a small dot of liquid Hg, the problem among
different scales was eliminated in some cases.
Further investigation showed that the dc leakage
resistance of the insulator along the insulator surface
and across it was approximately 1 KQ. This check provided
a rapid evaluation of the sample as to whether it would
produce useful C-V curves. Only those samples whose
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leakage resistance was greater than about 2KPj gave useful
curves
.
In order to verify the effect: produced by a leaky
insulator, a shunt resistance box was placed across the MIS
samples which were known to have a high value of dc resist-
ance. Figure 4-2 and 4-3 show the effect produced for
various values of shunt resistance. It is clear from the
figures that shunt resistance (leaky insulators) produces
a drastic change in the C-V curves of a MIS sample. In
Fig. 4-2 the sample was a silicon MOS with insulator resist-
ance of greater than 1 Mfi . In Fig. 4-3 the same effect
as Fig. 4-2 was produced on a Ge-MIS which had an insulator
resistance of 10 KQ. It suggested that the C-V curves for
a MIS with leaky insulators less than 1 Kft resistance do
not produce meaningful results. For leakage resistance
between IKfi and 10KQ, C-V curves are probably distorted.





C-t measurements were carried out using the same
setup as for the C-V measurements. A square wave from the
Wavetek signal generator was used. The voltage variation
necessary to switch from accumulation to inversion was ob-
tained from a check of the C-V curve which was accomplished






































































































































times are too short to be recorded on the X-Y recorder, a
Tektronix Model 422 oscilloscope was used to observe the
C-t response.
2. Errors Associated with C-t Measurements
C-t curves are unmeasurable when the insulator is
leaky because of the available supply of minority carriers.
For this reason, most lead-tin MIS samples displayed no C-t
response. Moreover, C-t curves are observable only if a MIS
12displays a high-frequency deep depletion capacitance. If
no characteristic deep depletion capacitance is observed,
the semiconductor is already in the quasi-equalibrium inver-
sion and can not relax any further.
C. LOW-FREQUENCY C-V CURVES
Because the Boonton test frequency is set at 1 MHz, a
different experimental setup is required for low-frequency
C-V curves. The C-V experimental test setup is depicted in
Fig. 4-4.
The Princeton Applied Research (PAR) Model 124 Lock-In-
Amplifier (LIA) is the critical part in the experimental
setup. A thorough understanding of hew it functions is
necessary before it can be used efficiently in obtaining
meaningful experimental C-V curves. This section will
consist only of a brief explanation of the LIA.
12High-frequency deep depletion capacitance depends on
the sample type and also on the conditions under which the
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Considerable information on its operation can be obtained
from the various PAR application notes. [5, 25].
The LIA's forte is its ability to "lock-in" the signal
frequency to the center frequency of the pass bands of the
measuring circuits and tuned amplifiers in the device. This
"lock-in" feature can be obtained for an external oscillator
used as a reference or it may lock-in internally, depicted
in Fig. 4-4, to an internally generated sine wave signal.
The signal detection ability extends down to the nano-
volt range but at the high-sensitivity scale required for
these nanovolt measurements, the noise problem is consider-
able. Fortunately the required sensitivity scale for C-V
curves was high enough to eliminate the high sensitivity
noise problems.
Signal detection in the LIA is accomplished through the
use of a phase sensitive detector. The phase detector pro-
duces an output that is proportioned to the signal input
amplitude, /V /, and the phase difference between the refer-
ence and signal input, <£„-<{> . The magnitude of the refer-
ence phase is not considered in the measurement.
Figure 4-5 shows the equivalent circuit which describes
the low-frequency phase sensitivity measurements, V, V , V
and V are the phasor quantities of the voltages at the
various positions shown. When these four voltages are com-
bined with the Thevenin equivalent voltage of the oscillator








































. (ffv ((G+Gv )cos 3-coC sin 3)
co
?
-(C+C ) 2 I A X
+ (cj(C+Cy )cos g + G sin 3} j-X' (12)
where Y = G + jooC is the admittance of the substrate of the
MIS to ground including the amplifier. Y„ = G
x
+ j(joC„ is
the admittance of the MIS and $ la the total phase angle
given by, 3 - $r__- $A - <j> th .




Thus, the output is a measure of capacitance if the two.
restrictions on C„ and Gy are met. A similar result obtains
for conductance.
The accuracy of Eq. 13 depends on the proper adjustment
of 3. If 3 deviates from the correct value by an amount











is the quantity of the MIS.
For a capacitance of 1000 pf, a resistance of 10 Kft and a
-'This relationship exists if G is on the order of 10
and C is about lOOOp . [28].
Ik
3 is controlled by the LIA phase knob through and
by the amplifier sensitivity setting through <j> .
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frequency of 1 KHz, Eq. 14 becomes
AC .
- 100 A3 . (15)
C
X
Thus the setting of 3 is critical in obtaining error-free
capacitance curves. On the other hand, it can be shown
that AG„/G„ = .010A3 and apparently the conductance can be
measured with little error for relatively large phase errors
Two types of preamplifiers are useable with the LIA for
C-V measurements. The Model 116 differential preamplifier
requires a measuring resistor across its input to ground.
The value of this measuring resistor depends on the conduct-
ance of the MIS under test. For MIS conductance of 10 y
the measuring resistor should have a value of approximately
100ft. For larger conductances, the measuring resistance
also increases. A measuring resistance value of 5Kft was
required on the Ge-MIS. The Model 184 photometric preampli-
fier is the better of the two amplifiers for three reasons.
These reasons are: 1) an input signal monitor is provided,
2) it is a more sensitive current sensing amplifier which
requires no measuring resistor, and 3) absolute capacitance
values can be obtained by calibrating the LIA with standard
capacitors. Since the 184 has a virtual ground input im-
pedance, it can not be used with devices that show high
leakage
.
The LIA can also be used to give high-frequency C-V
since it is sensitive to ac signal frequencies up to 210 KHz
and this frequency is the high-frequency capacitance case
6k

on many MIS (Si-MOS, for example). It can also give con-
ductance measurements by simply changing the reference
phase angle by 90° . The derivatives of the C-V and G-V
curves are also obtainable with slight modification of the
test circuit but were not attempted in this thesis.
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V. ANALYSIS OF C-V DATA
Two computer programs were used to analyze the experi-
mental C-V data in this research. They were originally
developed for silicon MOS . It is assumed that they can be
applied to germanium and the IV-VI alloy semiconductor MIS.
A third program was developed to calculate the high-frequen-
cy inversion capacitance minimum for different values of
semiconductor dielectric constant and different type
15insulators.
A. COMPUTER PROGRAM TO ANALYZE THE HIGH- AND LOW-FREQUENCY
C-V DATA
This program calculates and plots the following types
of information from experimental high- and low-frequency
C-V data: the impurity concentration at the semiconductor
surface and within the bulk, plots of the variation of sur-
face potential with respect to the gate voltage (V -V ), the
o a
inputed C-V data (C-V), the inverse normalized space charge




the interface state density versus the semiconductor poten-
tial (N55-4O , and the effective interface charge versus the
potential drop across the semiconductor surface (Q f^-V )
.
15 The dielectric constant of the IV-VI alloy semiconduct-
or samples is net known exactly. Doshier, in his theoreti-
cal calculation of C-V, used 400 for this constant [8].
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This program was adapted from a program developed by the
University of New Mexico for analysis of SI-MOS devices for
radiation vulnerability studies [28].
1. Semiconductor Surface and Applied Potential
This section and the following two sections contain
only those equations necessary to allow an understanding of
the computer program and, as such, the equations will not
be developed in detail. Consider the differential capaci-




where Qm is the charge on the gate and V is the voltage
a
across the device. Since the differential change in gate
charge is equal to the insulator capacitance rimes the
differential change in voltage across the Insulator, the
capacitance can be written as
dV r
C = C 1 - dV
aJ
(17)
where Vq is the voltage across the silicon surface region.






l - dV^ + K
d.
= U„ + K, where U is the integral. (18)
If the high frequency normalized capacitance is considered,
so as to neglect the contribution from interface
6?














The quantity (C./C,-,)^ can be obtained from the experimen-
1 o
tal high-frequency data from the relation
'C
2
I S J HP
(20)
The (C./C ) 2 - U plot is obtained by evaluating Eqs. 19
1 o o
and 20 and is the first plot drawn by the computer.
A least-squared-error fit is applied to the linear
16portion of this plot, if it exists. From the slope of






where m is the slope. In the above equations, the surface
17
was assumed to be in depletion so the surface potential
16 2The linearity of the (C./C"s) versus Us plot is an
indication of two important properties of the MIS. If the
curve is not linear or is linear in two regions it may in-
dicate an inordinate amount of interface states or a gross
nonuniformity in the insulator or semiconductor.
17Depletion region markers showing the depletion region
used are plotted on the C-V high-frequency curve output and
determined by the criterion (.Q5Cj_ + . 95Cmin ) - C - (.25Ci+
* 75Cm j_n ) where C m j_n is the minimum capacitance value.
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could be considered zero and the inverse of the space charge
capacitance versus V plot has a constant slope.
The impurity concentration in the bulk can be cal-
culated from the following equation which is valid when the
surface capacitance is at its minimum value.
1














C„ . can be obtained from the experimental high frequency





exp [q Vg /2kT]
[2(q V, /kT - 2)]
(23)
With N, calculated and using the relationship








is the potential in the bulk, the constant. K in
Eq. 18, can be determined and V^ obtained as a function of
V . This is the third plot output of the program. The
program also provides tabular data of NQ3 N and cjj .
2 . Interface/State Density

























The computer solution to Eq. 25 is the fourth graph output
of the program with the horizontal axis being defined as
-(<}> h
+ vo) an(3 ^ s valid only In fchi interval -2^h<V„<0 when
the semiconductor is in depletion. The program also outputs,
in tabular form, three values of HeQ corresponding to V„
values of approximately -2<t>
, , -$. and 0.
D u
3. Effective Interface Charge
The effective interface charge is a form of insula-
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(27)






















Equation 27 is the fifth plot output from the program.




-2<f> h , -$. and 0.
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B. COMPUTER PROGRAM BASED ON HIGH-FREQUENCY C-V DATA ONLY
There are several papers on the evaluation of MIS
structures from high-frequency curves [15, 18, 30] which
provides the following information: 1) conductivity type,
2) impurity concentration, 3) minority carrier lifetime and
4) interface state density. Quantities 1, 2, and H are
obtainable directly from C-V curves. Quantity 3 is ob-
tained from the C-t curve when a MIS is biased rapidly from
accumulation to inversion. Other quantities obtainable
from C-V curves at different temperatures and conditions
are charge transport in the insulator, trapping effects,
polarization effects, and space charge build-up due to ioniz-
-i o
ing radiation. Except for the last effect these quantities
will not be discussed in this thesis.
1 . Conductivity Type
The determination of semiconductor conductivity
type is a simple matter from a high-frequency plot. One
simply observes the slope of the C-V curve as the dc bias
is swept from accumulation to inversion (or vice versa).
If the slope is negative, the semiconductor is p-type and
if the slope is positive it is n-type. This method for
determining conductivity type is faster than the Hall
1 o
The ionizing radiation effect is discussed in Chapter
IX of this thesis. In that chapter C-V curves are evaluated





method, however, a drawback is the required insulator
film deposition. A film deposition is not, of course,
required in the Hall method.
2. Interface State Density
When the deviation from the ideal C-V curve is the
result of surface states, a determinaticr: of these states
can be found by the amount of shifting thai: takes place on
the voltage axis of the C-V plot. A computer program that
first calculates the ideal C-V curve and then compares it
with input experimental C-V curves Is discussed in this
section [30].
The following input parameters are used: the accumu-
lation capacitance in picofarads, the impurity concentration
in cm
,
the temperature in degrees Kelvin, the composition
X or Y (for lead-tin semiconductors), the dielectric con-
stants for both the semiconductor and insulator, the insula-
tor thickness in Angstroms and the experimental C-V in
20
either normalized or absolute quantities.
19The Hall method has been the standard procedure for
determining conductivity type. It entails applying a mag-
netic field across the semiconductor in which a current is
flowing and measuring the Hall voltage which is set up
because of carrier drift in the magnetic field. This method
requires samples in the form of Hall bars and reduced tem-
perature. A by-product, perhaps the major product, of the
Hall measurement is the impurity concentration.
20Capacitance values in the high-frequency inversion
region must be input as negative quantities.
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The following quantities are the outputs of the
program: the Fermi level above the valence band, the nor-
malized high and low-frequency inversion minimum capaci-
21
tance, values of capacitance, values of the surface
potential in volts, the energy above the valence band to
which the interface states are filled in ev., and the
_2
density of interface states in cm
This program was used in this thesis to evaluate
the cases of n-type Ge-MIS and the lead-tin alloy MIS
samples whose low-frequency C-V could not be measured.
C. COMPUTER PROGRAM TO ANALYZE HIGH-FREQUENCY INVERSION
MINIMUM CAPACITANCE
In the high-frequency inversion C-V case a minimum








f 4KS e Q kT In (N/n. )^
q
2 N
21These values are presented to allow a comparison of
actual versus theoretical minimum capacitance values.
Their agreement depends, to a great extent, on the value
of impurity concentration input.
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In order to determine the combinations of K. , K„ . N
and X. which will produce the low experimental values of
C . ,.„ for the lead-tin samples, a computer program was
develooed to calculate C . trci as a function of ImpurityminHP v
concentration (N), insulator dielectric constant (K.) 3
semiconductor dielectric constant (K„) and insulator thick-




VI . PREPARATION OF MIS SAMPLES OF IV-VI SEMICONDUCTORS
The device fabrication procedure is extremely critical.
In the well developed silicon industry, it is relatively
easy to grow or deposit an insulating layer over a silicon
wafer and then vacuum deposit- the metal layer. However,
even with silicon, it is still difficult to produce repeat-
able MOS devices. When applied to IV-VI semiconducting
materials, this difficulty is more severe since the MIS
properties of these elements have never been studied.
Methods for applying a good Insulating film are not known.




is commensurate with the IV-VI semiconductors. Presently
Dr. N. Bottka at the Naval Weapons Center (NWC), China Lake
is attempting to develop a deposition procedure for Ti0 2 .
This section of the thesis contains the fabrication pro-









Se THIN FILM SEMICONDUCTORS
The Pb, „Sn,.Te(Se) studied in this research was in the1-X X
form of thin films deposited on CaF 2 , BaF 2 , and KCL substra-
tes using the one-boat deposition method and the Knudson
22
The lead-tin semiconductors have a dielectric constant
in the range of from 100 to 400. Ti0 2 has a reported die-
elctric constant up to 100. Dielectric constants of 40 have
been reported at Western Electric and a stable 80 at the
University of New Mexico [12].
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cell deposition method. Metallurgical measurements were
then made on the samples in order to determine their crystal
structure, orientation, and thickness. Conventional elec-
trical measurements based on the Hall effect were then made
from 300° K to 90° K to determine the carrier type, carrier
concentration and Hall mobility.
The sample preparation, metallurgical evaluation and
electrical measurements were not performed by the author
and will not be described in this thesis. A complete des-
cription of these processes can be found in Ref. 11. Both
single crystal and polycrystalline thin films were used.
The mobilities of the thin films were in the range of from
80 to 29,000 cm 2 -v -sec and the concentrations (p and n)
ranged from 10 16 to 10 18 cm . Figure 6-1 gives the shape
of the samples used: one a Hall bar for Hall measurements,
the other an optical sample for optical measurements.
B. INSULATORS
Insulator deposition is the most critical step In pro-
ducing useful MIS structures. A poor MIS causes C-V ancma-
lities such as drift with time, non-repeatable
characteristics, and low-voltage breakdown along with the
possibility of having no capacitance change at all. Causes
of these anomalities are pinholes through the insulator,
non-uniform insulator thickness, mobile ions in insulator
and interface states.
Si-MOS fabrication techniques are well established. The












Figure 6-1. MIS Thin-Film Sample
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oxidation of the surface of the semiconductor. For less
well developed semiconductors such as the III-V and IV-VI
semiconductors, other techniques had to be developed.
Extensive MIS fabrication procedural work has been conducted
at the University of New Mexico for GaAsP samples. Various
insulator deposition methods such as RF sputtering of Si02 ,
Al , ^i N and ^iO an<^ we ^ oxidation were tried and dis-
carded after they were found to produce unstable insulators.
The technique that proved to be most successful was the
passing of atmcspheric-pressure-dry oxygen over the sample
at temperatures of 710° C or lower and then annealing the
samples in nitrogen for more than 40 minutes. The cleanli-
ness of the sample is critical. Mechanical lapping and
polishing accompanied by chemical cleaning and polishing
of the semiconductor surface before insulator deposition is
an involved and complicated process [19].
The deposition scheme used for the Pb, _..Sn,,Te (or
Pb,_ySnySe) samples consisted of first cleaning the samples
with trichloroethyne j then ethanol and finally a rinsing
in heated deionized water. The samples were placed in small
flasks of trichloroethyne and hand agitated for 3 minutes.
The trichloroethyne was replaced in the flask by ethanol and
agitated again for 3 minutes. The final cleaning step con-
sisted of replacing the ethanol by heated deionized water
and agitating before the samples were removed and dried by
passing dry N 2 over them. Metal masks were then put over
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the samples and loaded into the vacuum system as soon as
possible to avoid surface contamination.
The deposition equipment consisted of a Norton vacuum
station with a Temescal 15 KV. E-gun and Sloan deposition
thickness monitor model DTM-3. The system was evacuated
-7
overnight, to approximately 10 Torr. The E-gun current
was next increased slowly to out gas the evaporant and pre-
vent sputtering.
The final step before the actual evaporation was to fo-
cus the E-beam spot size on the evaporant to ensure proper
heating. With the shutter in place to prevent sporadic
evaporation until the evaporant was heated properly, the
E-gun was brought up to operating power which was approxi-
mately 20% of the maximum 15 KW full power. When the evap-
orant was observed to be properly melted and the Sloan
model DTM-3 deposition thickness monitor was set to its
zero level, the shutter was removed and the deposition
began. The Sloan meter frequency was observed, a stop watch
was started and evaporation continued for a predetermined
23frequency or time. The sample was then allowed to cool to
23JThe principle of operation of the DTM-3 is to mix the
frequency of a stable local oscillator in the meter with the
frequency of a crystal oscillator in the deposition jar,
whose frequency is dependent on the amount of mass on it.
The beat frequency of these two oscillators determines the
thickness of the film deposited by the following formula:
where
:
_ 2Af T = thickness in Angstrons
p Af = beat frequency
p = density of deposited material
79

room temperature which took typically 1 hour and the films
were checked for physical characteristics. Table I
provides a list of the samples prepared and the materials
used for insulator. Adhesion properties on all samples were
good except for ZnS . The insulator surface appeared to con-
tain a fair but not inordinate amount of obvious pinholes.











Ge (p) A1 2 3 250
Ge (n) A1,0, 180
Si Si0 2 1000
26








ZnS was deposited by thermal heating in the Physics
Laboratory at the Naval Postgraduate School with the help of
Mr. Donald Spiel.
25Ti0 2 has not yet been deposited; however, the deposi-










Metal deposition was in the form of Ni pads thermally
deposited through various shaped masks. The various shaped
masks afforded the opportunity to observe the effect of
different gate areas on experimental curves. Deposition was
performed similar to the above procedure. Depending on the
thickness of evaporant required, in this case two small one-
quarter inch pieces of 50 mil wire, the evaporant was put in
a boat and thermally heated first to form the two pieces
into a single bead and to out gas and then finally to evap-
orate when the proper vacuum of 10 was reached. Thickness
was monitored by measuring the evaporant resistance across
a 2 by 5 cm area. When this resistance reached 1 Kfi,the
evaporation process was terminated. In all cases the
evaporated metal adhered properly. In several cases the
metal was barely visible because of its thinness.
Three other type metal gates were used. On the Si
sample 30 mil. and 20 mil diameter aluminum gates were
deposited. On other samples no metal deposition was made
27
and a small drop of Hg was put on the tip of a probe to
act as a metal gate. The Hg probe was also used on several
samples which had other Ni metalization which because of the
thinness of the sample, allowed the point probe to punch
through the metal. The third type of metallization was in
27Here there was a problem defining the area accurately




the form of Au gates of 30 mil. diameter and on several
Hall samples in the form of strips covering the Hall bars.
The gold deposition did not adhere well. The Hg probe has
given more repeatable results.
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VII. EXPERIMENTAL RESULTS OF
IV-VI ALLOY SEMICONDUCTOR MIS
The experimental results of IV-VI alloy semiconductor
MIS are presented in this chapter. These results consist
primarily of high-frequency C-V curves. The low-frequency
and C-t response were considered, attempted but not pre-
sented, except in one case for each, since successful plots
were not obtained. Several G-V plots were also attempted.
A. MIS SAMPLES STUDIED
MIS samples of 6 different IV-VI semiconductors were
experimentally investigated. Two different types of insula-
tors of three thicknesses were used. These combinations
were: PbTe with Al and SiOp, Pb QpSn gTe with Al
Pb QnSn onTe with Al o 0_ and SiO„, Pb r.rSn n ,.Te with Al o 0_,
.





^Se with AlpO , and Pb Q Sn Q Se with
SiOp. They are also listed in Tables II and III. The major
portion of the measurements were made at room temperature.
Several samples were tested at liquid nitrogen temperature.
Since most of the samples showed leakage through the
insulator, the measurement method using the lock-in-ampli-
fier was not useable and, consequently, only a few low-
frequency C-V measurements have been obtained. G-V plots
were also attempted on several samples but only one success-
ful curve was obtained.
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B . HIGH-FREQUENCY C-V RESULTS
This section contains the experimental high-frequency
C-V measurements at room temperature and at liquid nitrogen
temperature and some low-frequency data. A theoretical C-V





Sn Te MIS C-V curves at Room Temperature
J. —A A





Te MIS samples at 300°K is presented in Figs. 7-1
and 7-2. The material parameters selected are the following:
impurity concentration assumed was 1X10 cm , semicond-
uctor dielectric constant assumed was 400. The high frequen-
cy C-V experimental data are presented as follows.
MTS MIS Insulator ~ ~ "
o j j m. . , r*o\ Figure NumberSemiconductor and Thickness (A°)
PbTe A1 2 3 (100) 7-3
Si0 2 (450) 7- h
Pb 82 Sn l8Te A1 2 3 (300) 7-5
Pb 8QSn 2QTe A1 2 3 (100) 7-6
A1 2 3 (300) 7-7
SiO 2 (450) 7-8
Pb „
6
Sn 2i|Te A1 2 3 (100) 7-9
A1 2 3 (300) 7-10
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There are several differences between theoretical
and experimental curves. First, the measured high-frequency
minimum capacitance is much lower than the theoretical
value. Possible explanations for this capacitance differ-
ence are the following: nonuniformities in the insulator
or semiconductor, the semiconductor dielectric constant may
not be as high as 400, error of the impedance measurement in
the determination of capacitance brought out by the leaky
insulator. The latest factor was discussed in detail in
Chapter V and is, in most probability, the major cause for
the differences. Although this difficulty with leaky insula-
tors exists and the curves are distorted, depletion and in-
version layers which were controlled by the gate voltage
seem evident from these experimental results.
Second, drift was common in almost all the samples.
Drift is not included in these figures except in Fig. 7-6
where it is presented for gate 3« Third, hysteresis effects
sometimes were found. Their effects were generally not
large and are not presented.
Fourth, there is often a small hump in the C-V curve
near zero as shown in Figs. 7-3 » 7-4, 7-8, and 7-10.
Fifth, the voltage bias ranges from the accumulation
to inversion is much larger than the theoretical results.
Sixth, low-frequency and high-frequency deep deple-
tion C-V curves can not be obtained.
Figure 7-9 shows a G-V curve In addition to the high-
frequency C-V of a sample. G-V measuremnnts were not
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attempted in general, since G-V curves do net provide as
much information about the sample MIS as C-V curves do.
Future success with G-C curves could prove to be of value if
low-frequency curves are not possible. Errors associated
with phase-setting on the LIA G-V curves for leaky insulator
MIS is not as critical as it is In C-V curves. This was
discussed in Chapter V.
2. Pb
n vSn vTe MIS C-V Curves at Liquid Nitrogen
J. —A A
Temperature
Considerable difficulty was experienced in obtaining
low-temperature C-V curves. First, Hg freezes at liquid
nitrogen temperature and the measurements become irratic in
many cases. Second, the samples were immersed in the liquid
nitrogen in the cold thermos and the bubbling of the liquid
nitrogen near the sample caused jitter In the measurement.
Figure 7-11 shows the temperature variation of the
high-frequency C-V of a PbTe (Al 2 3 )MIS . The lowest tempera-
ture is labeled Tl in the figure. The accumulation capaci-
tance was found to decrease with temperature. It contradi' cs
the theory which asserts that accumulation capacitance re-
mains constant for all temperatures. Instead, the inversion
capacitance should decrease with temperatures since the
minority carrier lifetime is reduced. This abnormality of
temperature variation was not characteristic of all the

















































































low-temperature curves for different gate areas. In this
case the trend was the opposite and the inversion capaci-
tance went down with temperature. This fact is not clear in
Fig. 7-12 since the capacitance is normalized to the insula-
tor capacitance. The absolute capacitance values in this
case were 6 picofarads in accumulation and 2 picofarads in
inversion. The accumulation capacitance represents a dras-
tic reduction of the typical measured accumulation capaci-
tance at room temperature. The major difference present in
these curves over the room temperature case was the percen-
tage change between accumulation and inversion capacitance.
In the majority of the room temperature cases, the percen-
tage change was k§% . The reason for this difference is un-
known. In general, low-temperature curves have been
difficult to obtain. Since the lead-tin semiconductor MIS
will be operated at cooled temperature, low-temperature
measurement must be determined in the future.






The theoretical C-V curves at 300°K for a
q
Sn Se (Si0 2 -U50A°) is presented in Fig. 7-13- The
18 -3carrier concentration was 1.0X10 cm . The high-frequency
experimental C-V curves are presented as follows
:
? ft
Gate 1 in Fig. 7-12 represents the room temperature.






























































Semiconductor and Thickness (A°) Figure Number
PbSe A1 2 3 (300) 7-1*1
A1 2 3 (300) 7-15
Pb
g7








Table III. Pbi-ySnySe Semiconductor MIS Experimentally
Investigated
The difference between the theoretical and experimental
curves is obvious from Figs. 7-13 and 7-1^. These differ-
ences are the same as those discussed for PbSnTe; however,
they are even larger because of the small capacitance varia-
tion in the theoretical curve. All experimental C-V curves
contain a large capacitance change from accumulation to in-
version. The only low-frequency C-V curve obtainable ap-
pears in Fig. 7-15 for a PbSe (Al 2 3 -300A ) sample. The
low-frequency was obtained at lOKHz, but it is not the tru<
low-frequency curve since the inversion and accumulation
capacitances are not equal. Lower frequency curves were




ySn Se C-t Response
The capacitance time response was attempted. But,
because of the short minority carrier lifetime of the samples
at room temperature, no results were measurable except for
a few cases. Figure 7-18 gives the C-t response for







































































































































































































































































































It is clear from the figure that the time for the MIS to
relax from the deep depletion to the quasi-equilibrium in-
version is about 0.1 sec. This storage time of 0.1 sec.
is much longer than the expected time which is on the order
of a millisecond or less. The validity of this measurement
is questioned; however, the same result was obtained at
various different gate locations on the sample. Storage
times of this magnitude would allow normal integration and
readout times for an IRCCD application.
C. ANALYSIS OP MEASURED C-V DATA
Because low-frequency results were not satisfactory for
the lead-tin semiconductor MIS samples, the computer pro-
gram developed for use with both high and low-frequency C-V
curves could not be used except on one sample where a low-
frequency C-V curve was obtained. The program based on high-
frequency C-V data only, was also tried. It too containe
.
errors because the minimum experimental values of capaci-
tance were much lower than theoretical values. The thirc"
part of this section contains computer calculations of
minimum high-frequency capacitance versus impurity concen-
tration with insulator type and thickness as parameters.
The purpose of this problem is to determine what combinations
of MIS parameters of the semiconductor and insulator would
lead to a theoretical C-V in better agreement with the measured C-V results,
1 . Low and High-Frequency Data Analysis
The data analysis computer program discussed in
Chapter V was applied to the C-V curves of the PbSe sample,
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Fig. 7-15. Because the curves are distorted from normal
C-V variation, it was expected that abnormal behavior
would result
.
No useful output curves were obtained. The tabular
data output appears in Table IV. The impurity concentration
Quantity Value
ENS -1. 62X10 I5 cm-3
ENB -1. 37X10 13 cm" 3
<j>b -0.l89v
N (at ty = -0.083v) 1.24X10 12 cm"
2
S o
N (at # - O.Ov) 9-35X10 11 cm"
2
s s
Table IV. Summary of Data Analysis Output for PbSe
(A1 2 3 -100A° ) MIS from Experimental High and Low-
Frequency C-V.
does not agree with expected values. For example, the
impurity concentration in the bulk (ENB) is less than the
intrinsic concentration (about 10 16 cm ). The N value i ,
ss
about the value expected.
2 . High-Frequency Only Data Analysis
The high-frequency only data analysis described in
Chapter V was applied to the high-frequency curves of four
samples: PbTe (Si0
2





2i|Te (A1 2 3 -100A° ) , and PbSe ( A1 2 3 -300A° ) . The
results of this analysis appear in Table V. Table V shows
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capacitance is much larger than that obtained experimentally;





rfe sample the theoretical minimum capacitances
is lower by a considerable amount and more accurate results
were obtained. Note that the interface state density in
all the samples was about 10 13 cm . This density is 2 to
3 orders of magnitude higher than that obtained from good
quality Si-MOS.
3 . Theoretical Minimum High-Frequency Capacitance
Analysis
Because of the large difference between theoretical
and experimental high-frequency minimum capacitances, the
program, discussed in Chapter V, was developed to determine
what combinations of insulator thickness, insulator type,
semiconductor dielectric constant and impurity concentra-
tion would lead to better agreement of these capacitance
values. Each set of data pertains to a certain insulator
type and thickness and the minimum capacitance versus im-
purity concentration is plotted with the semiconductor
dielectric constant as a parameter. The results of this
analysis appear in Fig. 7-19 for A1 2 3 (100A°) and in Fig.
7-20 for Ti0
2 (100A°). These two figures represent the
closest agreement with the theoretical minimum capacitance.
Table VI gives the absolute capacitance minima. Insulator
TiO was considered because its high dielectric constant
makes it compatable with the lead-tin semiconductor. Table
VI indicates that Ti0
2












































































































































































Insulator Semiconductor Minimum Value Concentration
Type Dielectric of Normalized (crn~J) at
Constant CMINHF Mlnimum CMINHF




(300A°) 100 0.720 4X10 16
Si0 2 (^50A°) 100 0.897 4X10 16
Ti0
2 (100A°) 100 0.086 4X10
16




(1,000A°) 100 0.488 4X10 16
Table VI. Summary of Absolute Capacitance Minima for IV-VI
Semiconductor MIS
value of minimum capacitance as does 100A° of A1 2 3 . The




VIII . EXPERIMENTAL RESULTS OF GERMANIUM MIS
Experimental analysis for two different types of Ge-MIS
is described in this chapter. To date, almost no research
has been done on Ge-MIS. Si-MOS is well established and one
doesn't gain much of an advantage from Ge with its energy gap
of O.67 ev. , except that its spectral response moves farther
toward the infrared. The study of Ge-MIS by the author is
a joint effort with Dr. N. Bottka from NWC , China Lake who
is doing electro-reflectance research for both basic band
structure study and applied tunable IR filter development.
A. DEVICE STRUCTURE
The devices studied were a p-type Ge-MIS with a resisti-
vity of 0.05ft-cm and an n-type Ge-MIS with a resistivity of
29
40ft-cm. The samples were rectangular in shape of dimen-
sions 7 by 17 mm. The p-type sample had 250A° of AI
2 3
and
the n-type had a l80A° of A1
2 3
as insulator, both deposits i
by E-gun evaporation techniques at NWC , China Lake. The 3
by 9 mm Ni metal gates were deposited by resistive heating.
Copper metal electrodes were epoxyed to both ends of the
metal gate and shellac was put over the surface of the gate.
These electrodes did not provide satisfactory results for
29These values of resistivity correspond to impurity
concentrations of 1.3X10 17 cm~3 and 5.0XI0 13 cm- 3 respectively.
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MIS studies. On one sample an electrode did not make good
contact with the metal gate and no experimental results
were possible from it. The metal electrodes on both samples
broke and the Hg probe method was finally used.
B. THEORETICAL PROCEDURE
The theoretical procedure for analyzing the Ge-MIS con-
sisted of obtaining first the ideal low-frequency inversion,
high-frequency inversion and high-frequency deep depletion
ideal C-V curves. These curves were generated by the program
developed by Doshier [8], The calculated C-V curves appear
in Fig. 8-1 for n-type Ge-MIS and in Fig. 8-2 for p-type
Ge-MIS. The tabular output of the computer program for
p-type Ge-MIS appears on page 160.
The p-type Ge-MIS C-V plot is typical of the curves des-
cribed in Chapter III of this thesis. Q storage is obtained
from the difference between the high-frequency inversion and
deep depletion capacitance at a certain gate voltage. A
typical value at V- = 7.53V, as seen on page 160, is 3.04} „0 12
_2
coul-cm , which is comparable to Q storage for Si-MOS.
Other quantities shown on page 160 are the depletion and
deep depletion depths at various gate voltages, the flat-
band capacitance (0.774) and the surface potential at the
onset of inversion (0.449V).
The n-type Ge-MIS C-V plot is not typical of the curves
described in Chapter III. The primary reason for the

























































































































































sample, n. was 2.2X10 11* cm whereas the impurity concentra-
13 -3tion was 5X10 cm . This sample would not be useful as
a CCD. Because its high frequency depletion and inversion
capacitances are nearly equal, the storage capacity is very
small.
C. EXPERIMENTAL RESULTS
The experimental procedure consisted of three parts:
1) determination of high and low-frequency C-V curves,
2) C-t measurement and 3) the effect of shunt resistance on
the experimental curves. This experimentation was conducted
as described in Chapter IV on experimental methods
.
1 . High and Low-Frequency C-V
a. P-type Ge-MIS
The experimental p-type Ge-MIS C-V curves agreed
generally with the theoretical curves with three differences
as shown in Fig. 8-3. First, a hysteresis effect was four!.
Second, the measured minimum high-frequency capacitance if
larger than the theoretical calculation. Third, the fre-
quency used in measuring the low-frequency C-V is not low
enough because the normalized low -frequency inversion
capacitance is less than one.
The C-V data of this p-type Ge-MIS sample is
not uniform as shown in Fig. 8-4 for three different gate
locations. The differences in normalized C are evident.
In section D, they will be analyzed separately. Their low-
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Figure 8-5 gives the C-V curves of the n-type
Ge-MIS. They differ from the theoretical calculation in
two ways. First, the measured inversion capacitances are
higher than calculated values. This can be attributed to
high contact resistance. Second, the gate voltage range
over which the accumulation to inversion capacitance change
is much larger. Experimentally this range was between -8.0
and 16.0 volts whereas theoretically this range was between
0.3^ and -O.56 volts. A possible explanation of this dif-
31ference is an over abundance of interface states. The
experimental curves are atypical of standard Si-MOS curves.
Although hysteresis also exists as shown in Fig. 8-5, it
was not as noticeable as the hysteresis for the p-type
Ge-MIS.
Since this n-type Ge is almost intrinsic, both
the dark current and the generation of minority carriers
are small. Consequently, low-frequency C-V variation was
not observed.
2 . C-t Measurement
Figure 8-6 presents the experimental C-t response
of the p-type sample, along with the high-frequency C-V.
The voltage pulse was from -8. v to +8. v. The small sharp
"Finger print" Fig. 3-6b shows this result.
The high-frequency analysis in section D.2 shows about
































































































































































spike at t = sec is probably the result of the filling
of fast interface states. The relaxation time (or storage
time) is very long as noted by the gradual rise of the
capacitance. In this case, it was approximately 60 sec.
This is the time for the capacitance to attain the high-
frequency inversion capacitance from the deep depletion
capacitance. No C-t response could be measured on the
n-type Ge-MIS.
D. ANALYSIS OF Ge-MIS DATA
Data analysis consisted of evaluating the low and high-
frequency C-V data using the computer program described in
Chapter V, section A. For the p-type sample three sets of
data, from the same sample, were analyzed. Using the high-
frequency C-V, both the p-type and n-type Ge-MIS were
analyzed by the program described in Chapter V, section B.
1. P-type Data Analysis
The results for one gate on the p-type Ge-MIS appear
in Figs. 8-7 through 8-11. Figure 8-7 is the absolute low
and high-frequency C-V curves. Figure 8-8 gives (C./C ) 2
J- o
as a function U- together with the straight line fit to
the curve. Figure 8-9 is a plot of V<-, versus V . Figure
o a
8-10 shows the relationship of the interface state density,
N^, and the surface potential. Figure 8-11 provides a
plot of Q ~ r versus V_
.
6 X X O
An examination of these curves reveals that the
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Figure 8-8 (C./C c )
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Figure 8-11. Q ff
- V
g
Plot for Ge-MIS (p-Type) Gate #1
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is -1.2 volts and that the range of values of V~ extends
from -0.35 volts to + 0.^5 volts. The total range of V
is approximately .80 volts which is comparable with the
32known value of Eg.
Figures 8-12 and 8-13 give the C-V curves taken at
two different gates on the sample. The major changes in
these two curves from the first gate are: 1) the percentage
change between accumulation and inversion capacitance is
different (in Fig. 8-7 the change is 66% 3 in Fig. 8-12
it is 50% and in Fig. 8-13 the change is 30/O , 2) the
minimum low-frequency capacitance value does not occur at
the same voltage on all three curves, and 3) different
values of accumulation capacitance. Possible explanations
for these differences are nonuniformity in both the semi-
conductor and insulator and, in the low-frequency case,
errors in test measurements. The maximum value of capaci-
tance is due to the different gate areas of the Hg probe.
The differences among the three C-V curves is sig-
nificant and, as a result, the data analysis curves differ.
Figure 8-1*1 gives the (C./C q )
2
- U Q plot for the gate 3
location. This figure and Fig. 8-8 look similar but are
different because of the different scaling present. Two
other differences exist between the data analysis curves
of gate 3 and the two other gates. These differences are
32For valid results, in equilibrium, the range of V"s
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Figure 8-14. (C^/Cg) 2 - U
g
Plot for Ge-MIS (p-Type) Gate #3
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indicated in Figs. 8-15 and 8-16. The flatband voltage has
gone positive with a value of approximately . 8V and NL„
begins to slope upward at a i(j value of . 28V. The reason for
these differences is due to the shift of the voltage to the
right for the C-V curves in Fig. 8-13. Nonuniformities in
the insulator and semiconductor are probable causes of these
differences
.
Table VII gives a listing of the tabular data output
from the program. It can be seen from Table VII that there
Quantity Gate #1 Gate #2 Gate #3 HF Only
ENS(X10 23m~ 3 )
ENB(Xl0 23m~ 3 )
b (V)
N^UIO^V"" 1 ]-!!" 2 ) 3-96 13.6 79.3 2.7:bb (at i> = 0)




Table VII. Summary of Tabular Output Data for Three Differ-
ent Gate Locations on Ge-MIS (p-Type)
are slight differences between gates 1 and 2 but there is a
large difference in gate 3« This again suggests a nonunifor-
mity in the semiconductor and insulator under gate 3.
The interface state density data obtained from the
high-frequency only C-V data analysis is also listed in the
-2.52 -2.98 -19.7
-1.67 -3-56 -36.2




































































Figure 8-16. N - ^ Plot for Ge-MIS (p-Type) Gate #3
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table. The density obtained from this analysis agrees with
that obtained above.
2. Analysis of n-Type Ge-MIS
Based on the high-frequency only C-V data, results
for the n-type Ge-MIS sample appear in Table VIII. Differ-
ent gate areas led to similar differences as those described
for the p-type Ge-MIS sample and will not be presented here.
Table VIII shows that the interface state density is 5
times higher than that for the p-type. The theoretical nor-
malized high-frequency minimum capacitance Is lower by an
order of magnitude than the measured value . Figure 8-5
shows that the experimental high-frequency curve had not
reached a minimum. Higher bias voltage was not tried to













































IX. EFFECT OF ELECTRON BOMBARDMENT ON SILICON
N-CHANNEL DEPLETION MOSFET
A. INTRODUCTION
The motivation for this section is twofold. The first
factor is to test the computer program described in Chapter
VI on a commercially tested standard Si-MOS. The second
factor is to investigate the effects of electron bombardment,
which simulates the radiation environment around Jupiter
[14], on a Si-MOSFET.
B. SAMPLES
Commercial Si N-channel depletion MOSFET' s were selected.
The I, -V,_ and C-V_ characteristics were measured with adS dS G
Tektronix type 576 curve tracer and Boonton capacitance
33
meter respectively. The results of these measurements are
shown in Figs. 9-1 and 9-2.
C. EFFECT OF ELECTRON BOMBARDMENT
1 . Electron Bombardment
The bombardments were conducted at the Naval Post-
graduate School Linear Electron Accelerator (LINAC). The
energy of the electrons was 64.5 MEV. The electron beam was
J The high-frequency C-V curve was obtained with the
source and drain connected to ground, the substrate to the Hi
terminal and the gate to the Lo terminal. The low-frequency
curve was obtained with the source and substrate to the Hi
terminal, the drain open, and the gate to the Lo terminal.
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a) Positive Gate Voltage
(bottom most curve: VQ = O.V)
b) Negative Gate Voltage
(topmost curve: VQ = O.V)





























































focused to provide a nearly circular pattern of approximately
1 cm
2
on a test target as viewed from remote TV cameras.
The concentration or electron dosage was determined from the
charge accumulated in a Faraday cup. This charge was stored
in a . lu farad capacitor and the concentration found from the
equation N = CV/q electrons per cm 2 , where V is the voltage
across the capacitor. A secondary method to determine the
total dose is to time the LINAC "on time" since, by experi-
ence, a known dose exists in each pulse for a particular
power setting. Electron dose rates from 10 12 e/cm 2 to
10 18 e/cm 2 in steps of a power of 10 increase were attempted.
These dosages were not realizeable since difficulty was en-


















Table IX. MOSFET e-Beam Total Accumulated Dosage Obtained
2 . Experimental Results
Two electrical characteristics of the MOSFETS were
measured before and after the bombardment. These
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characteristics are the C-V-, and the L„-V,,,, curves. The
pre -bombardment characteristics were given in section B.
The MOSFET characteristics after bombardment steps 2, 3, and
and 4, are shown in Figs. 9-3 through 9-8. Figures 9-3
through 9-6 give the 1,,-,-V,^ characteristics and Figs. 9-6
through 9-8 give the C-V characteristics. It is clear from
G
these figures that electron bombardment is, in effect, clos-
ing the channel. For each electron dose step the drain-to-
source current is lowered, for a certain gate voltage, and
the valley of the low-frequency C-V curves widens. A second
MOSFET was also tested with the first. The results for it
are similar and will not be presented in this thesis.
3- Experimental Analysis
Two types of analysis were made. First the effect
34
of electron bombardment on the threshold voltage, V ,
,
of the MOSFET was obtained from the I, -V, characteristics.dS dS
It was found that the V, , was shifted to the right afterth to
electron bombardment. The shift of V,, as a function ofth
-
electron dosage is shown in Table X.
Second, the physical changes of the device are pre-
sented by determining the change of parameters of the MOS
structure. These parameters are: 1) $ -V^ , the surface
potential and gate voltage relation, 2) L„, the interface





a) Positive Gate Voltage
(bottom most curve: V~ = O.V)
b) Negative Gate Voltage
(topmost curve: V~ = O.V)
Figure 9-3 MOSFET IdS~vdS Characteristics after a Total
Accumulated Dosage of 3X10 12 e/cm 2
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a) Positive Gate Voltage
(bottom most curve: V„ = O.V)




Figure 9-4 MOSFET IdS-Vds Characteristics after a Total




Figure 9-5 MOSFET IdS~vdS Characteristics after a Total






































































































































































































Table X. MOSFET Threshold Voltage Shift as a Function of
Total Accumulated Dosage
state density and 3) Q r^-V q , effective charge in the insu-£ X X o
lator as a function of the surface potential.
The relation between surface potential and applied
gate voltage changed considerably. Figure 9-9 shows this
relationship before irradiation and Fig. 9-10 shows the
effect after the third radiation step. These two figures
reveal that the flatband voltage becomes more negative a: i
the entire curve shifts upward with irradiation. This cl inge
is caused by the ionization traps created in the insulat r.
The change in the interface state density versus i>
curve is represented in Fig. 9-11 before and 9-12 after the
third radiation step. The trend after steps 1 and 2 was to
shift the peak of the curve to the left. In Fig. 9-12,
however, the peak which occurred at about -0.8V in Fig. 9-11
has disappeared and another peak with an order of magnitude
less at 2.5V has appeared. The disappearance of the first
peak is unexplained. This peak was expected to continue to




















Figure 9-9. MOSFET V„-V Characteristics after a Total



















Figure 9-10 MOSFET Vs -Va Characteristics after a Total



























MOSFET Nss - Vs Characteristics after a Total






















Figure 9-12 MOSFET NSs - Vs Characteristics after a Total
Accumulated Dosage of 6.3X10 13 e/cm 2
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The effective insulator charge also changes consid-
erably after the third bombardment step. Initially Q ff
was approximately 1X10 coul/m2 at zero surface potential
and decreased gradually to 0.35V where it decreased sharply,
After bombardment Q _„ was 2.5X10 at zero surface poten-en
tial decreased rapidly to 0.10V where it leveled off.
4 . Discussion
The effect of electron bombardment shows that the
MOSFET is vulnerable to radiation damage to such an extent
that it changed from a depletion to an enhancement MOSFET
of poor quality. This drastic change occurred after an
accumulated dosage of 2X10 15 e/cm2 which was received after
an e-beam exposure time of 10 minutes.
The electron bombardment closed the channel since
more positive threshold voltages were required to support
drain-to-source current as the dosage increased. This fact
is apparent since the drain-to-source current for a parti-
cular drain-to-source voltage at various gate voltages
decreased as the dosage increased.
The bombardment widened the valley in the low-fre-
quency C-V curve and stretched out the accumulation to in-
35
version region on the high-frequency curve. The effect
is caused by the creation of interface states and on ioniza^
tion traps in the insulator. With increased dosages the
35Similar effects were produced by gamma radiation of
0.5 to 0.7 megarads exposure to KOS capacitors [28].
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surface potential versus applied voltage shifted upward and
the corresponding flatband voltage became more negative.
Both the surface state density and effective insulator




Three MIS studies were made.
(1) MIS of IV-VI compounds and alloy semiconductors:
The purpose was to develop a fabrication procedure for
MIS of PbTe, PbSe, PbSnTe and PbSnSe and to investigate
whether their interface qualities are adequate for infrared
CCI applications.
To fabricate MIS samples, 3 to lOy thick thin-films
of these semiconductors were first deposited on CaF, or BaF
2





insulating layers. Hg probes were used as
metal gates.
The C-V and C-t of the MIS samples were measured mostly
at 300°K and on selected samples at 77°K. It was found
that both A1 2 3 and Si0 2 layers showed considerable leakage.
Capacitance measurements were distorted. In spite of this
difficulty, C-V variations have been obtained which indicated
that accumulation, depletion and inversion behaviors occurred
and MIS of these IV-VI compounds and alloy semiconductors
behave qualitatively like that of Si-MOS.
However, quantitative comparisons of the measured C-V




a. The measured change of MIS capacitance from accumu-
lation to inversion is up to 5 times larger than calculated
values in some cases.
b. The measured voltage bias range of the transition
from accumulation to inversion is up to 4 times larger than
the calculated values.
c. Some unexpected temperature variations of the MIS
capacitance were found. It was found that the accumulation
capacitance varied with the temperature.
It should be noted that similar problems existed in the
early stage of the development of Si-MOS. These discrepan-
cies suggested that the following improvements of this
research should be made:
a. A deposition procedure of good insulator must first
be developed. Insulators other that A1 2 3 and Si0 2 having
large dielectric constants should be used. It is believed
that the leakage is the major cause of much of the
difficulty.
b. If good insulation materials can not be developed
for use with these semiconductors, then the possible use of
a double junction MIS should be investigated.
c. After the successful development of good insulator
or double junction MIS, the surface preparation of the semi-
conductor and post treatment of MIS such as annealing can




d. Low-frequency measurement and low-temperature meas-
urement must be improved in order that the computer program
developed in this thesis can be successfully used to analyze
the basic physical parameters of these MIS which are neces-
sary to build up a good understanding of their behaviors.
(2) MIS of Ge:
Both n and p-type Ge-MIS have been made by e-gun
deposition of 180 to 250A° of Al 2 3 . Their resistivity are
40J2 -cm and 0.05^ -cm respectively. C-V and C-t measure-
ments Indicated that they behave qualitatively like Si-MOS.
Analysis of these data showed that the interface state den-
sities and the flatband voltages are:
Quantity 0.05ft -cm (p) 40.0fl -cm (n)
N
ss
(V"1m" 2 ) 4X10 16 2.5X10 17
Vfb (V) -1.20
The Ge-MIS C-V characteristics were not similar at all
gate locations. It is suggested that sample fabrication
techniques be improved to eliminate these nonuniformities
.
(3) Effect of electron bombardment on n-channel Si
depletion MOSFET:
65.^Mev electron bombardments were carried
out in the Naval Postgraduate School Linear Electron Acceler-
ator. Doses of 10 12 , 6X10 13 , and 2X10 15 were used. It was
found that the most sensitive change is the decrease of
threshold voltage. Before bombardment, the v\, was -1.45V
after a dose of 2X10 15 e/cm2 , V., became positive, which
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PROGRAM TO COMPUTE THE SURFACE POTE NTI A L , I MPURI TY
CONCENTRATION, INTERFACE STATE DENSITY, AND EFFECTIVE
SURFACE CHARGE IM MIS STRUCTURES FROM READ IN
EXPERIMENTAL CAPACITANCE VS VOLTAGE HIGH AND LOW
FREQUENCY CURVES
C THE PARAMETERS USED INCLUDEfALL MKS UNITS):
C AREA=AREA OF GATE
C BOLTZ=BOLTZMANN« S CONSTANT
C EPC=PERMITTIVITY OF FREE SPACE
C Q=ELECTRCNIC CHARGE
C ENI=INTRINSIC CARRIER CONSENTRAT I ON
C T=TEMPERATURE
C ERS=DIELECTRIC CONSTANT OF SEMICONDUCTOR
C ERO=DIELECTRIC CONSTANT OF INSULATOR
C XC=INSULATOR THICKNESS
C CCL=LOW FREQUENCY ACCUMULATION CAPACITANCE
C CLONEW=LOW FREQUENCY CORRECTED COL FOR AL203
C COH=HIGH FREQUEMCY ACCUMJLATIOM CAPACITANCE
C CLO=LOW FREQUENCY CAPACITANCE
C VA=LOW FREQUENCY GA T E VOLTAGE
C CHI=HIGH FREQUENCY CAPACITANCE
C VH=HIGH FREQUENCY GATE VOLTAGE
C VS=POTENTIAL AT INTERFACE SURFACE OF SEMICONDUCTOR
C ENS=IMPURITY CONCENTRATION AT SEMICONDUCTOR SURFACE
C ENB=IMPURITY CUMC EN TRA TI ON IN SEMICONDUCTOR BULK
C PF=PICOFARAD
C PHIB=POTENTIAL IN SEMICONDUCTOR BULK
C NSS=INTERFACE STATE DENSITY
C QEFF=EFFECTIVE INTERSTATE CHARGE
DIMENSION VS<500), VA( 500) , CH( 50 ) , VH( 50 ) , I D( 19)
,
1CLC500) ,CL0<500) , CHI (500)
DATA IDN/4HIDN /,IDP/4HIDP /
N=0
1 READ(5,9,END=100) NAME, AREA, CLONEW
9 FCRMATt A4,oX,E10.3,F10.3)










DO 30 I =1.500
READ( 5, 25) VA( I ) ,CLO( I)
25 FORMAT (2F10. 3)
IF(VA(I ). EQ. 500.0) GO TO 31
CL( I)=CLO(I)/COL
30 CONTINUE
31 NL = 1-1
READ(5,40) COH
40 FORMAT (F10. 3 )
DO 50 I =1,500
READ( 5,45) VH( I) ,CHI( I
)
45 F0RMAT(2F10.3)
IF( VH( I ) .EQ.500. 0) GO TO 51
CH(I)=CHI ( D/COH
50 CONTINUE
51 NH = 1-1
IF (AREA.GT.1.0E-10) GO TO 53
READ(5,52) ERO,XO,PF












53 I F(NL.EQ.O.CR.NH.EQ.D .OR.NL.GT . 500 .OR.MH.GT . 500) GO
1T0 1
N = N+1
IF(CLONEW.NE.0. J COL = CLONEW
READ(5t60) WHAT
60 FORMAT(FlO.l)
WHAT INDICATES TYPE OF PLOT DESIRED
IF(WHAT.LT.O) POINT PLOT
IF(WHAT.EQ.O) POINT AND SMOOTH CURVE PLOT
IF(WHAT.GT.O) SMOOTH CURVE PLOT
CALL VSOFVA(VS, ENS,ENB t C0LfCLiVA,NLtCOH,CHfVH,NHf AREA
1 ,EPS,VTH,ENI t WHAT )
100
IF(NAME.EQ.IDN.OR. NAME.EQ.I DP) GO TG 1
CALL STATES(EM6,VS,CL,CH,VA,NL,AREA,EPS,VTH,ENI










SUBROUTINE VSOFVA PROVIDES PLOTS OF:
IC/CS)**2 - US C LF - VL CHF - VL VS -


















































































L * ( 1
( VS, ENS,ENB,COLO,CLN,VL,NL,COHI,CHN,
H, EN I .WHAT J
,CLN(500) , VL(500 ),CHN(500) ,VH(500 ),
00) ,X( 500) ,RANGE(4)
Q/1.6 02E-19/,RUP/0.75/, RLO/0.95/,
TITL2( 12), TITL3C 12)








































C0/CS)^"2 WITH RESPECT TO VL OR VS






















RANGEC2 ) = -0. 10
RANGE(3 )=2 .0
RANGE(4)=-0. 1
IF (WHAT) 50,51 t 52
CALL UTPL0T( VS,G,NL,RA
CALL UTPL0T(X,H, 2, RANG
GO TO 53
CALL UTPLCT(VS,G,NL, RANGE, 1
,
CALL UTPL0T(X,H, 2,RANGE,1 ,3)
VS,
'












00 3 1=1, NL
CLN( I) = COLO*CLN( I )



















(LF) AND C(HF) WR T VL













RANGE U) = .65*-CHNMINiC0HI
IF (WHAT) 60,61,62
CALL UTPL0T1VL, CLN, NL, RANGE,
CALL UTPLOT(VL, CHN, NL, RANGE,
CALL UTPLOT(G,F, 2, RANGE, 1,2)
CALL UTPL0T(X,H,2,RANGE,1,3)
GO TO 63
CALL UTPLOT(VL, CLN, NL, RANGE ,















EN S=- 2 . *C OH I ** 2 / ( E PS* 0* ARE At *
ENB = SIGN{QEY(CSMIN*PF, AREA,
PHIB = SIGN(VTH*ALQG( ABS (ENB)
WRITE( 6,89)
FORMAT( « 1' , ' VS - VA )
WRITE(6,90) ENS, ENB, PHIB
FORMAT(//,' IMPURITY CONCENTRE




















T ITL2,4.0, 0.0,0,0,0, 0,
TITL2,4.0, 0. 0,0,0,0,0,
2 ,4.0,0. 0, 0,0,0,0,
2 ,4.0,0.0,0,0,0,0,
2* SLOPE) fPF!*-*2
VTH, E?S,ENI ) ,ENS)
/ENI ), ENS )
89
90 TION' v //8Xf "ENS = i
• ENB = ', E9.2,
2" PER CUBIC METER' ,/3X,' PHIB = »,0PF6.3," VOLTS")
VS0=-VTH1 ABS(ENB)/ENS-(ENS-ENB) /ENS* PHI 8/2.
DELTA=VSC-USO
DO 4 I =1,NL








70 CALL JTPL0T(VL,VS,NL, RANGE, 1,0)
GO TO 73
71 CALL UTPLCT(VL,VS,NL, RANGE , 1,0)





C SUBROUTINE STATES PROVIDES A PLOT OF MSS-PSI AND
C TABULAR DATA ON NSS AT THREE VALUES OF PS I
SUBROUTINE STATES (ENB,VS , CLF, CHF, VA, .ML F, AREA, EPS, VTH,
1ENI ,WH&T)
DIMENSION VS(500) ,CLF( 500), CHF ( 500) , VA ( 50 0) ,PSI ( 500 ) ,
1ENSS(500) ,RANGE(4)
DATA PI/3. 14159/,PF/1. OE-12 / , Q/ 1 . 602 E-l 9/
REAL*8 TITL4C12J








IF(ENB.LT.0. ) PHI B=-PHIB
U1 =AMIN1(-1.7* PHI 3,0. )
U2 =AMAX1(-1.7"PHIB,0. )
DO 10 1=1, NLF
IF(VS( I
)





1 (COH-CHF( I) ) »*F
IF(FNSS(NSS).LT.O.)ENSS(NSS)=0.
10 CONTINUE
IF(NSS.GT.2) GO TO 5
WRITE(6,90)
90 FORMATC/// 1 VS DATA INADEQUATE FOR NSS CALCULATION')
GO TO 100
5 LAST = NSS/2
DO 11 1=1, LAST
J = NSS-I+1
X = PSI(J)
PSKJ ) = PSK I)
PSK I ) = X
X = ENSS( J)
ENSS(J ) --= ENSS( I )




8 FORMATt'l',' NSS - PSI PLOT')
WRITE (6, 9) ENSS( 1), PS I ( 1), X, Y,ENSS(NSS) ,PSI (NSS)
9 FORMATC//,' INTERFACE STATE DENS ITY ' // 9 X , 3HNSS , 10X,
13HPSI/6X,'( /VM/*2 ) ( VOLTS ) //3( 6X , 1 PE9 . 2 ,
22X,0PF8 .3/) )
RANGE( 1 )=0.3




80 CALL UTPLOT(PSI ,ENSS, NSS, RANGE, 1 ,0
)
GO TO 83
81 CALL UTPLOT(PSI, ENSS, NSS, RANGE, 1,0)
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C SUBROUTINE OEFF PROVIDES A PLOT OF QEFF-VS AND TABULAR
C DATA ON QEFF NEFF AT THREE VALUES OF VS
SUBROUTINE OEFF( ENS, ENB, VS
,
VA,NLF,CHF, COL, AREA, EPS
,
1VTH,ENI ,WHAT)
DIMENSION VS(53D ), VA(5 00) ,CHF( 500),QFF( 500), VF( 500)
,
1RANGE( 4)






















QFF(NFF)=(COL*(VS(I)-VA(I) ) *PF-F* ( CGH-CHF ( I ) )/(CGH*
1CHF(I)*PF)*( ENS-EN6*MEXP(X)+R*S INH(X) ) ) ) /AREA
10 CONTINUE
IF(NFF.GT.2) G3 TO 5
WRITE(6,90)
90 FORMAT! ///• VS DATA INADEQUATE FOR QEFF CALCULATION')
GO TO 100
5 Y=-PHI3






8 F0RMAT(•1 , , , QEF C - VS PLOT")
WRITE(6,9)QFF(1),S1,VF(1),X,S2 1 Y,QFP(NFP),S3,VF(NF C )
9 FORMAT!///' EFFECTIVE SURFACE CHARGE, STATE DENSITY'
1//8X,4HQ5FF,8X,4HNEFF,6X,2HVS/5X,' !C0UL/M**2) ' ,3X,







85 CALL UTPLQTt VF,QFF ,NFF, RANGE, 1,0)
GO TO 88
86 CALL UTPLOT(VF,QFF,NFF, RANGE, 1,0)
















SUMUP INTEGRATES BY TRAPEZOIDAL RULE
SUBROUTINE SUMUP (
Y





DC 10 1=2, NPT
10 Fill = F(I-l) +- (X(I)-X(I-l ))*(Y(I)+Y(I-1) )/2.
RETURN
END
FTP SETS THE MAXIMUM UPPER AND LOWER LIMITS ON Y
FUNCTION FTP(VAL,Y.X,NPT)
DIMENSION X( 500) , Y1500)
DATA IC/1/
IF(IC.GT.NPT) IC=1
IF(VAL-X( IC) ) 1,2,3
2 FTP = Y(IC)
GO TO 5
3 IF( IC.EQ.NPT) S3 TO 2
IC = IC+1
IF(VAL-XdC) ) 6,2,3
1 IF(IC.EQ.l) GD TO 2
6 IC = IC-1
IF( VAL-X( IC) ) 1,2,4




STLFIT FITS A STRAIGHT LINE 13 A CURVE











20 A = A + DEV :,f Y( I )
IF(Q.NE.O.) SLOPE = A/Q
IF(Q.EQ.O.) SLOPE = 0.
YCEPT = EXPECT(Y,N) - SLOPE*XBAR
RETURN
END




DO 10 1=1, N
10 EXPECT = EXPECT+Z(I)















QEY SOLVES FOR BULK IMPURITY CONCENTRATION
FUNCTION QEYCSMI N, AREA , VTH , EPS , ENI
}






IF(EXP(X/2. )/SQRT(2.*(X-2» ))-VAL) 1,100,2
2 DX=+.1*DX
N=N+1
IFCN.GT.2 ) GO TO 100
3 X=X-DX
IF1X.LT.3.) GO TO 100









c program to :al:ulate the minimum high frequency
C CAPACITANCE OF A 4-6 SEMICONDUCTOR! WITH
C VALUES OF SEMICONDUCTOR DIELECTRIC CONSTANT,
C VERSUS IMPURITY CONCENTRATION
C THE INPUTS TO THIS PROGRAM ARE
c resc=semi:ondu:tor RELATIVE DIELECTRIC constant
C REINS=INSULATOR RELATIVE DIELECTRIC CONSTANT
C T=INSULATOR THICKNESS IN ANGSTROMS
C DA=IMPURITY DOPING LEVEL
REAL* 8 TITLE
REAL*8 LABEL(4),TITEL ( 10, 12),TITLEI( 12) ,LABLE
DI MENS I ON DA (20) , DL0GDA(20) ,CHINH(20)
N=13
READ(5»2) (DA( I), I = 1 , N )
2 FORMAT* 10E6.1)









READ(5,1) REINS, T, TITLE













3 FORMAT( F10.2 )
WRITE!6,8) RESC
8 FORMAT!//, • SEMICONDUCTOR RELATIVE DIELECTRIC CONSTAN'
1 ,'T« ,F7.1 ,/)
WRITE! 6,4}

































WRITE ( 6,5) DA(K) ,CMINH(K) , XMAX, EG,DELEV2
FORMAT (IPElO.lf 0PF10.4,E15.4, 2F10.4J
CONTINUE
CALL





DRAW( N,DL03DA,CMINH,MC, J ,
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